I. INTRODUCTION

S
IGMA-DELTA modulators are the most suitable A/D converter topologies for digitizing with high-resolution analog signals characterized by a bandwidth (BW) much smaller than the sampling frequency . With these architectures, a resolution up to 19-21 bits can be reached using standard IC technologies [2] - [4] . These features make the solutions very attractive for a number of applications. For instance, they have gained increasing popularity in audio applications (where a low-pass signal BW requires a resolution up to 20 bit), in receivers for communication systems (where the modulated signal can be digitized at the interface with a bandpass modulator), in sensor interface circuits and in measurement systems. Key advantages of modulators are their inherent linearity and their robust analog implementation. Moreover, by trading accuracy with speed, modulators allow high performance to be achieved with low sensitivity to analog component imperfections and without requiring component trimming.
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Digital Object Identifier 10.1109/TCSI. 2003.808892 modulators can be implemented either with continuous-time or with sampled-data techniques. The most popular approach is based on a sampled-data solution with switchedcapacitor (SC) implementation. In fact, SC modulators can be efficiently realized in standard CMOS technology and included in complete mixed-signal systems without any performance degradation. For this reason, we will focus on the case of SC modulators in this paper. In the design of a high-performance SC modulator, two main issues have to be addressed by the designers. 1) Which is the best architecture to fulfill the application requirements? 2) For a given architecture, which are the requirements for the building blocks? In practice, a significant problem in the design of modulators is the estimation of their performance, since they are mixed-signal nonlinear circuits. Due to the inherent nonlinearity of the modulator loop the optimization of the performance has to be carried out with behavioral time-domain simulations. This situation is quite difficult to handle when a high-performance system is considered. Indeed, to satisfy high-performance requirements, accurate simulations of a number of nonidealities and, eventually, the comparison of the performance of different architectures are needed in order to choose the best solution. In addition to this, in the design of high-resolution SC modulators, a large set of parameters, including the performance of the building blocks embedded in the adopted structure, has to be optimized in order to achieve the desired signal-to-noise ratio (SNR) or signal-to-noise and distortion ratio (SNDR). 1 In principle, various approaches for transient simulation which include device models (such as SPICE), finite-difference equations (such as SWITCAP), custom numerical models (typically in C language), etc., are already available. However, in different measures, all of them exhibit some disadvantages. Table I [ 5] classifies the different tools in terms of three main characteristics: accuracy, speed, and flexibility (intended as modeling capability plus reusability). Moreover, the post-processing algorithms for the evaluation of modulator performances are other qualifying features for the various tools.
SPICE is a conventional electrical simulator and, despite its precision, it is not suitable for the analysis of modulators be- 1 Notice that the two issues mentioned above are strictly correlated because architectures which achieve optimal results with ideal block models are not necessarily the best solution in the presence of building blocks with degraded performances. Therefore, the choice of the architecture and design of the building blocks require typically concurrent optimization processes. cause of the extremely long simulation time. Custom models are just suited for a specific structure and cannot be easily adapted to a different modulator topology (especially regarding exotic architectures). This situation is quite difficult to handle when accurate simulations of a number of nonidealities and, eventually, the performance comparison between different architectures are needed.
The circuit-based macro model essentially represents an equivalent circuit build up with a minimum set of passive and active devices already available in electrical simulators like SPICE. Modulator building blocks are described by means of simplified circuits and specifications are used as model parameters. Nonidealities can be introduced in the models. This approach guarantees a good degree of accuracy and reusability, but the speed improvement with respect to device level simulation is poor. Time-domain macro models are based on a set of equations describing the transient behavior of a specific circuit. The specifications of the circuit represent the model parameters. Again this approach is not flexible at all, but allows us to introduce dynamic nonlinearities.
The simulators based on finite-difference equations are programs usually written in C language that exploit the -domain description of the transfer function of sample-data networks. They can be general-purpose like SWITCAP (or its evolution AWEswit [6] ) or especially devoted to oversampled modulators like MIDAS. They achieve an excellent speed of simulation, but the nonidealities modeling capabilities are poor. Moreover, both simulators operate on netlists and offer a not user-friendly human interface.
Table-lookup models [7] use a two-step procedure. First, tables of input and output points are extracted for the modulator sub-blocks by using conventional electrical simulators. Then, the obtained tables are utilized instead of the original circuit for global transients simulations. However, this approach seems not to guarantee high accuracy ( 80 dB) in SNR estimation (static errors only) and tables are not reusable. The speed of this approach depends on the size of the tables.
Further behavioral simulator with a more custom approach like simulators or those reported in [8] and [9] , represent a compromise between finite-difference equations simulators and behavioral model simulators achieving intermediate performances.
In this paper, a complete set of blocks to be used in the very popular MATLAB SIMULINK [10] environment is proposed. This toolbox allows us to perform exhaustive time-domain behavioral simulations of modulators. The most significant nonidealities are modeled and building blocks for modeling sampling jitter, noise, and operational amplifier parameters (white noise, finite dc gain, finite BW, slew rate (SR) and saturation voltages) are proposed.
It is important to point out that the proposed building blocks allow us to achieve a good estimation of the SC modulator performance. The proposed models, however, are not perfect, since they are based on a number of hypothesis which are typically, but not always, verified in modulators. In the development of this particular set of blocks, taking into account the needs of the modulator designers, the basic tradeoff between accuracy and simplicity of the models has been optimized in terms of model simplicity and hence, efficiency.
The proposed behavioral simulation toolbox (available on the worldwide web [1] ), together with the utilities distributed in [11] , has been used for designing, simulating, and verifying the performance of two actual modulators: a second-order 15-bit low-pass and a sixth-order 12-bit bandpass modulator. The simulated performance of these circuits is compared with experimental results in order to validate the proposed simulation environment.
This paper is organized as follows. In Section II, the major nonidealities of SC modulators are described. The correspondent behavioral model blocks are then presented in Section III-V. Finally, in Section VI, we report the results obtained with the proposed blocks for a second-order low-pass and for a sixth-order bandpass modulator.
II. MODULATOR NONIDEALITIES
The block diagram of a first-order SC modulator is shown in Fig. 1 . This circuit will be used in this section, to introduce the nonidealities which affect the performance of SC modulators of any order. The modulator consists of an input sampler, a SC integrator, a quantizer and a feedback digital-to-analog converter (DAC). The main nonidealities of this circuit which are considered in this paper are the following: 1) clock jitter at the input sampler; 2) switch thermal noise in the SC structure; 3) operational amplifier noise; 4) operational amplifier finite gain; 5) operational amplifier BW; 6) operational amplifier SR; 7) operational amplifier saturation voltages.
The use of the SC technique for the implementation means that all the blocks in a SC modulator are properly synchronized. Using the building blocks presented in the following sections, the simulation of any SC modulator is possible. The basic concept of the proposed simulation environment is the evaluation of the output samples in the time domain. The nonidealities listed above produce a deviation of the output samples from their ideal values. The overall performance of the modulator is then evaluated in the frequency domain after proper fast Fourier transform (FFT) [12] of the output samples (see the Appendix).
III. CLOCK JITTER
The operation of an SC circuit depends on complete charge transfers during each of the clock phases [13] . Once the analog signal has been sampled, the SC circuit is a sampled-data system where variations of the clock period have no direct effect on the circuit performance. Therefore, the effect of clock jitter on an SC circuit is completely described by computing its effect on the sampling of the input signal. This also means that the effect of clock jitter on a modulator is independent of the structure or order of the modulator.
Clock jitter results in a nonuniform sampling time sequence, and produces an error which increases the total error power at the quantizer output. The magnitude of this error is a function of both the statistical properties of the jitter and the modulator input signal. The error introduced when a sinusoidal signal with amplitude and frequency is sampled at an instant which is in error by an amount is given by (1) This effect can be simulated at behavioral level by using the model shown in Fig. 2 , which implements (1). The input signal and its derivative are continuous-time signals. They are sampled with sampling period by a zero-order hold. In the model, we assumed that the sampling uncertainty is a Gaussian random process with standard deviation . The signal is implemented starting from a sequence of random numbers with Gaussian distribution, zero mean, and unity standard deviation (available in SIMULINK). Other possible distributions can be considered and consequently implemented in this block. Whether oversampling is helpful in reducing the error introduced by the jitter depends on the nature of the jitter. Since we assume the jitter white, the resultant error has uniform power-spectral density (PSD) from 0 to , with a total power of . In this case, the total error power will be reduced by the oversampling ratio [14] .
IV. THERMAL AND OPERATIONAL AMPLIFIER NOISE
The most important noise sources affecting the operation of an SC modulator are the thermal noise associated to the sampling switches and the intrinsic noise of the operational amplifiers.
These effects can be successfully simulated at the behavioral level by using the model of a "noisy" integrator shown in Fig. 3 , which represents the SC integrator shown in Fig. 1 where the variable represents the coefficient of the integrator. The input signal is multiplied by in the block.
Each noise source and its relevant model will be described in the following paragraphs.
A. Switches Thermal Noise
Thermal noise is caused by the random fluctuation of carriers due to thermal energy and is present even at equilibrium. Thermal noise has a white spectrum and wide band, limited only by the time constant of the switched capacitors or the BW of the operational amplifiers. Referring to the SC first-order modulator shown in Fig. 1 , the sampling capacitor is in series with a switch, with finite resistance , that periodically opens, thus sampling a noise voltage onto . The total noise power can be found evaluating the integral [5] (3)
where is the Boltzmann's constant, the absolute temperature, and the noise PSD associated with the switch on-resistance. The switch thermal noise voltage (usually called noise) is then superimposed to the input voltage leading to (4) where denotes a Gaussian random process with unity standard deviation, while is the coefficient of the integrator. Equation (4) is implemented by the model shown in Fig. 4 .
The integrators or resonators of an SC modulator may include more than one SC input branch, each contributing to the total noise power. For example, in the modulator shown in Fig. 1 , there are two input branches, one carrying the signal and the other providing the feedback from the modulator output. Each branch has to be modeled with a separate noise block, including the proper coefficient (different coefficients can be used in the different branches). 
B. Operational Amplifier Noise
Fig . 5 shows the model used to simulate the effect of the operational amplifier noise [15] . Here, represents the total noise voltage of the operational amplifier referred to the integrator (or resonator) input. In this model we considered only thermal noise, while flicker noise and dc offset are neglected. Indeed, in low-pass modulators, flicker noise and dc offset are typically canceled by means of auto-zero, correlated double sampling, or chopper stabilization techniques, while they are not important in bandpass architectures. The noise power can be evaluated through a transistor-level noise simulation of the complete integrator in the proper clock phase, including feedback, sampling and load capacitors (clock phase in Fig. 1 ). The resulting output referred noise PSD has to be integrated over the whole frequency spectrum, eventually taking into account the degradation of the thermal noise PSD introduced by the auto-zero or correlated double sampling techniques [16] , and then divided by in order to refer the obtained noise power to the integrator input.
In this model, we consider only the contribution of the sampled noise, assuming that no continuous-time paths are present across the modulator (this is typically the case in SC modulators due to the presence of a latched quantizer).
V. OPERATIONAL AMPLIFIER NONIDEALITIES
The behavioral model of an ideal integrator with unity coefficient is shown in the inset of Fig. 3 . Its transfer function is (5) Analog circuit implementations of the integrator or resonator deviate from this ideal behavior due to several nonideal effects. One of the major causes of performance degradation in SC modulators is the incomplete transfer of charge in the SC integrators. This nonideal effect is a consequence of the operational amplifier nonidealities, namely finite gain and BW, SR, and saturation voltages [17] . These will be considered separately in the following sections. Fig. 6 shows the model of the real integrator including all the nonidealities. A similar model, based on the same building blocks can also be realized for real resonators. 
A. DC Gain
The dc gain of the integrator described by (5) is infinite. In practice, however, the actual gain is limited by circuit constraints and in particular by the operational amplifier open-loop gain . The consequence of this integrator "leakage" is that only a fraction of the previous output of the integrator is added to each new input sample. The limited dc gain of the integrator increases the in-band noise. The transfer function of the integrator with leakage becomes (6) The dc gain of the integrator , therefore, becomes
For example, in the SC integrator shown in Fig. 1 , the parameters and are approximately given by and (
The effect of the finite open-loop dc gain on the integrator coefficient and hence on the modulator coefficients, is considered together with the operational amplifier finite BW and SR in the next paragraph (because of the actual integrator coefficient becomes ).
B. BW and SR
The finite BW and the SR of the operational amplifier are modeled in Fig. 6 with a building block placed in front of the integrator or the resonator, which implements a MATLAB function. The effect of the finite BW and the SR are related to each other, and may be interpreted as a nonlinear gain [18] . In fact, finite BW and SR in SC circuits lead to a nonideal transient response within each clock cycle, thus producing an incomplete or inaccurate charge transfer to the output at the end of the integration period. Referring to the SC first-order modulator shown in Fig. 1 , the evolution of the output node during the th integration period (when is on, between and ) is given by (9) where, , is the integrator leakage (which accounts for the operational amplifier finite gain ) and GBW) is the time constant of the integrator and GBW is the unity gain frequency of the integrator loop-gain during the considered clock phase). The slope of this curve reaches its maximum value when , resulting in (10) We must now consider two separate cases. 1) The value specified by (10) is lower than the operational amplifier SR (taking into account all of the capacitors connected to the operational amplifier output during the considered clock phase). In this case, no SR limitation appears and the evolution of is described by (9) during the whole clock period (until ). 2) The value specified by (10) is larger than SR. In this case, the operational amplifier is in slewing and, therefore, the first part of the transient of is linear with slope . The following equations hold (assuming ):
Imposing the condition for the continuity of the derivatives of (11)- (12) in , we obtain
If Equation (11) holds for the whole clock period. The MATLAB function in Fig. 6 implements the above equations to calculate the value reached by at time , which will be different from due to the gain, BW and SR limitations of the operational amplifier. The SR and BW limitations produce harmonic distortion reducing the total SNDR of the modulator.
C. Saturation
The dynamic of signals in a modulator is a major concern. It is therefore important to take into account the saturation levels of the operational amplifier used. This can simply be done in SIMULINK using the saturation block inside the feedback loop of the integrator or the resonator, as shown in Fig. 6 .
VI. SIMULATION RESULTS
The proposed set of models has been used in the design of two actual circuits, namely a second-order low-pass modulator and a sixth-order bandpass modulator. Both circuits have been implemented on silicon, thus allowing the behavioral simulation results to be compared with measured data.
A. Low-Pass Second-Order Modulator
To validate the models of the various nonidealities affecting the operation of a low-pass SC modulator, we performed several simulations with SIMULINK on the second-order modulator shown in Fig. 7 [14] . Moreover, we compared the results achieved in simulation with the actual data obtained on an integrated prototype designed for microsensor applications [19] . In the circuit shown in Fig. 7 only the nonidealities of the first integrator are considered, since their effects are not attenuated by the noise shaping. This can be easily verified by using the proposed toolbox. The design parameters used for the simulations and the integrated prototype are summarized in Table II . These values correspond to the typical performance required for sensor applications. In particular, in this case a minimum SNDR of 96 dB (i.e. a resolution of 16 bits) is required. Fig. 11 . Noise PSDs of the low-pass second-order 61 modulator resulting from simulation (considering all of the nonidealities) and measurements.
noise produces a noise floor at low frequencies, as expected.
Likewise, Fig. 9 shows the PSDs of the modulator output obtained in simulation without (ideal modulator) and with the operational amplifier finite BW and SR model. The SR and BW (GBW) values used in the simulation are 0.1 V s and 100 kHz, respectively. The finite BW and SR lead to harmonic distortion, thus degrading the SNDR performance of the modulator. The effect of the operational amplifier saturation voltage on the performance of the modulator is illustrated in Fig. 10 , by plotting the simulated SNDR as a function of the input signal amplitude for different values of . The ideal modulator operates properly up to a signal amplitude of 6 dB, with respect to the reference voltage. A saturation voltage V with a reference voltage of 1 V does not degrade the performance significantly, while for V a significant degradation occurs for signal amplitudes larger than 13 dB, since, due to the saturation of the operational amplifiers, the modulator loop cannot follow the input signal. The curves shown in Fig. 8-10 show that the nonideal effects resulting from practical circuit limitations, such as thermal noise or operational amplifier nonidealities, increase the in-band noise and distortion, thus becoming potentially a severe limitation to the performance achievable with a given architecture.
Finally, Table III compares the SNDR obtained with an input signal of 6 dB (SNDR with respect to full-scale and the corresponding equivalent resolution in bits of the ideal modulator, which are the maximum obtainable with the architecture and parameters used, with those achieved with the same architecture when one single nonideality at a time is introduced. Moreover, the overall (SNDR achieved in simulation considering all of the nonidealities is compared with the measured data obtained on the integrated prototype, fabricated using a double-poly, double-metal 2-m CMOS technology. The values of the parameters used in the simulations correspond to the design parameters of the chip. Fig. 11 compares the noise PSD obtained in simulation considering all of the nonidealities with the noise PSD resulting from the measured data.
B. Bandpass Sixth-Order Modulator
To validate the models of the various nonidealities affecting the operation of a SC bandpass modulator, we performed several simulations with SIMULINK on the sixth-order modulator shown in Fig. 12 [20] , [21] . In this model, the nonidealities of all the integrators were considered. The features of the bandpass modulator and the simulation parameters are reported in Table IV. Bandpass modulators are more sensitive to sampling jitter than low-pass ones [13] . Fig. 13 shows the simulated SNDR as a function of the input amplitude for different values of the sampling jitter . The limitation due to the jitter appears mainly in a limitation of the SNDR peak and not in the dynamic range (DR). Fig. 14 shows the effect of an operational amplifier finite BW (GBW MHz) on the output PSD of the SC bandpass modulator. In this case, the operational amplifier nonidealities produce a shift of the notch frequencies in the bandpass noise transfer function. However, the application requirements (and hence the decimating filter center frequency) are restricted to a given BW and therefore the shift of the notch frequencies results in an increase of the in-band quantization noise. Fig. 15 shows the SNDR as a function of the input signal amplitude when an SR (positive and negative) of 135 V s and saturation voltages of 1.1 V are used. The effect of both these nonidealities is a degradation of the SNDR for large input signal amplitude, due to the saturation of the modulator loop. The modulator presented in this section has been integrated in a double-poly 0.35-m CMOS 3.3-V technology with five metal layers. Fig. 16 compares the measured data obtained from the test chip with the simulated behavior obtained including all of the nonidealities with the parameter values reported in Table V , extracted from circuit simulation at the transistor-level.
The measured SNDR as a function of the input signal amplitude is in good agreement with the results of the behavioral simulations. By comparing Fig. 15 and Fig. 16 , it appears that operational amplifier SR and saturation are the dominant effects which affect the performance of the modulator.
VII. CONCLUSION
In this paper, we presented a set of models implemented in the popular MATLAB SIMULINK environment suitable for timedomain behavioral simulations of SC modulators. The proposed set of models takes into account at the behavioral level most of the SC modulator nonidealities, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite dc-gain, finite BW, SR and saturation voltages), thus allowing us to obtain a good estimation of the modulator performance with a short simulation time (about 4096 simulated samples per second on the second-order modulator, including post-processing of the output data). The proposed simulation environment has been validated by comparing the simulated behavior with the experimental results obtained from both a second-order low-pass and a sixth-order bandpass modulator. The proposed set of models will be expanded in the future to include additional nonidealities, such as the nonlinearity of the sampling switches and of the D/A converter.
APPENDIX
The SNR and the SNDR of a modulator are defined as SNR and SNDR (14) respectively, where denotes the signal power, the noise power, and the power of the harmonics of the signal. In an ideal modulator, the SNR is determined only by the quantization noise according to SNR (15) where denotes the input range of the modulator, the number of bits in the quantizer, the oversampling ratio, and the order of the modulator. However, the other noise or distortion sources increase the total noise power of the data converter above the quantization noise level and contribute to both the SNR and the SNDR.
The calculation of the SNR or SNDR of a modulator starting from the raw output data (output samples) is performed in two steps. In the first step, the sinusoidal signal is extracted from the sequence of output data ( , at time ), typically by computing a discrete Fourier transform (DFT) of at the signal frequency (16) where denotes the desired window for the data (typically the Hanning window). The obtained signal is then subtracted from the raw output signal in the time domain, thus obtaining a signal which contains only the noise and distortion contributions. In the second step, we calculate the FFT of and of , obtaining the spectra of the signal and of the noise . The same window used for the DFT has to be used also for the FFT. Finally, the signal and noise power are calculated by integrating the power spectra and (17) where denotes the number of samples corresponding to the desired BW (baseband, BW) with sampling frequency . The SNR (or SNDR) is then obtained from (14) .
